Two kinds of polysilicon-oxide-nitride-oxide-silicon (SONOS) transistors were fabricated, whose nitride thicknesses were 40Å and 70Å, to investigate the scaling effects. The blocking oxide and the tunnel oxide were 25Å and 24Å, respectively, for both devices. The SONOS device with the 40-Å nitride layer had a larger memory window and a lower decay rate of programmed charges than the device with a 70-Å nitride layer, that means that, for a scaled device, the electrons injected in the nitride layer fill the blocking oxide-nitride interface, as well as the nitride layer, while the injected electrons for the device with a nitride thickness of 70Å fill part of the nitride bulk. A new programming method, a source/drain program and a channel erase, to operate with only a single power supply of 3 V and to realize high reliability has been proposed. After 1×10 6 program/erase cycles, the interface trap density of the channel region showed only a small increase from the initial density of 8.73×10
I. INTRODUCTION
The desirable features for electrically erasable and programmable read only memories (EEPROMs) are low cost (small cell size and simple fabrication process), low programming voltage, fast programming times, good retention, and high endurance [1] . Charge-trapping, as well as floating gate, cells are used for EEPROM products [2] . A floating gate device requires high voltage, which is typically in the range of 10 to 15 V, for programming because it uses channel hot-electron injection. In comparison, the SONOS device is a multi-dielectric device consisting of an oxide-nitride-oxide (ONO) sandwich, where the oxide layer adjacent to the gate polysilicon electrode, called the blocking oxide, permits the scaling of the nitride film to realize nonvolatile semiconductor memories (NVSMs) with low programming voltages (5 to 10 V) [3, 4] . The SONOS technology [5, 6] does not required extra cost for new process development since it is compatible with CMOS technology. This paper concentrates on the scale-down effects of the nitride layer and a reliability considerations for SONOS memory devices, with partic-ular emphasis on a new programming method, in order to realize high endurance and a single power supply.
II. DEVICE FABRICATION
Two kinds of SONOS transistors have been fabricated with the 0.35-µm twin-well CMOS process technology. The processing sequence is identical to CMOS technology, except for the formation of the ONO dielectric stack. The conditions for forming the ONO statck are as follows: An ultra-thin bottom oxide layer is formed at 900 • C with a nitrogen-diluted oxygen ambient. The siliconnitride film is deposited at 780
• C by using a low-pressure chemical-vapor deposition (LPCVD) method with a NH 3 : SiH 2 Cl 2 ratio of 450 : 30 sccm. The top oxide layer is formed by thermal oxidation of nitride at 900
• C in a pyrogenic ambient. The devices have different nitride thicknesses 40Å and 70Å. The thicknesses of the tunnel oxide and the blocking oxide layers are 24Å and 25Å, respectively. A TEM cross-section of a scaled SONOS memory device is shown in Fig. 1 . 
III. RESULTS AND DISCUSSION
The cross-over time and the memory window as functions of the programming voltage (V P ) for X N =70Å and X N =40Å are shown in Fig. 2 . The SONOS device which had the 40Å nitride layer revealed a 0.8 V larger memory window and a three times faster programming speed than did the device which had a 70Å nitride layer. The memory window of the device with the thinner nitride saturated at a lower programming voltage because the electric field across the thinner nitride layer was higher than that across the thicker one at a given programming voltage. Figure 3 shows retention characteristics of SONOS memory devices with nitride thickness of X N =70Å and X N =40Å. For V P ≤9.0 V, the SONOS device which has a 40-Å nitride layer has a lower decay rate of programmed charges than the device which has a 70-Å layer. For V P ≥9.0 V, both devices have the same decay rate, which means that for a scaled device, electrons injected in the nitride layer fill the blocking oxide-nitride interface, as well as the nitride layer, while the injected electrons for the device with a nitride thickness of 70Å fill a part of nitride bulk.
Programming characteristics as a function of the programming time of the device with X N =40Å for various programming conditions are shown in Fig. 4 . As shown in Fig. 4 , the program speed for the symmetric programming mode (V P =+8.5 V, V E =−8.5 V) is 10 ms. In order to reduce the program time, therefore, the asymmetric mode, which has a program voltage (V P =+10 V) higher than the erase voltage (V E =−8 V), has been used. The program speed can be improved to 50 µs.
For the conventional programming method, it has been shown that the threshold voltage of the erased state increases after 1×10 3 P/E cycles. In the proposed programming method, to improve the degradation characteristics of scaled SONOS NVSM, we did the program by using Modified-Fowler-Nordheim (MFN) tunneling [7] of electrons through the tunnel oxide over the source and drain region for V G =+3 V, V B =open, and VS and V D =−7 V. For channel erase, −5 V is applied to the gate, a +3 V supply voltage is applied to the substrate, and the source and the drain are floated. Figure 5 shows the log of the drain current and the transconductance as functions of the gate voltage after 1×10 6 P/E cycles. The proposed programming method (G m =93.7 µA/V, S=115.14 mV/decade) shows a higher transconductance (G m ) and a lower subthreshold swing factor (S) than the conventional programming method (G m =69.4 µA/V, S=194.51 mV/decade). It can be concluded that the generation of Si-SiO 2 interface traps is reduced because regions related to program and erase are different for the proposed programming method. Also, a single power supply operation of 3 V can be realized by using the proposed programming method. Figure 6 shows the interface trap density for various P/E cycles for the proposed programming method. After 1×10
6 program/erase cycles, the interface trap density of the channel region for the proposed programming method showed only a slight increase from the initial density of 8.73×10
10 cm 2 to a density of 1.62×10 11 /cm 2 . Thus, the performance of the scaled SONOS device can be extended to beyond 1×10 6 program/erase cycles by using proposed programming method.
IV. CONCLUSIONS
A single power supply operation of 3 V and a highly reliable scaled SONOS EEPROMs with a 1×10
6 program/erase cycle endurance have been established by using a new programming method that has a source/drain program and a channel erase.
